Abstract: This study reports a frequency-modulated ultra-wideband transmitter optimised for low-power consumption. The chip includes a sub-oscillator tunable from 0.1 to 4 MHz, a radio-frequency oscillator tunable from 3.0 to 4.5 GHz, and an output power amplifier with a matching network. Depending on the channel selected, the measured transmitter consumes between 440 and 640 μW of power to produce −14 dBm continuously to a 50 Ω load. Two power supplies are used to reduce the effect of wasted voltage headroom between circuit blocks. Fabrication is done using the International Business Machines Corporation 130 nm complementary metal-oxide-semiconductor technology on a 1 mm × 1 mm loose die, the circuit occupies 0.2 mm 2 .
Introduction
A frequency-modulated ultra-wideband (FM-UWB) receiver optimised for low-power consumption and fast start-up is described. As demand for radio-frequency (RF) bandwidth increases, the popular spectrum becomes more crowded [1] and motivation to operate outside the 940 and 2400 MHz narrow-band channels is created [2] . Work to specifically improve low-power wireless body area networks (WBANs) is also motivated by a rapidly increasing proportion of the global population that suffers from chronic diseases [3, 4] . With the growing prevalence of the Internet of things, new technologies are also required to meet demand in high traffic ad hoc networks [5] [6] [7] [8] .
Of the proposed UWB communication standards, two are outlined in the IEEE 802.15.6 standard for WBANs. Impulse radio ultra-wideband is suitable for high data rate applications, while FM-UWB is suitable for low complexity, low data rate receivers in crowded environments [9] . FM-UWB also allows multiple subchannels to be used within the same main channel, increasing spectrum efficiency.
FM-UWB has the output power limited to −41 dbm/MHz, meaning a large channel bandwidth must be used to increase the transmitted power, and therefore the range of communications [2, 10, 11] . Using 500 MHz channels allows −14 dBm of total output power to be transmitted. As shown in Fig. 1a , the data is encoded into the frequency of a sub-carrier, which modulates the frequency of the carrier signal. By sweeping the carrier frequency across the entire 500 MHz channel, the output power is kept within the Federal Communications Commission mask [12] while allowing maximum total transmitted power. By encoding data in the subcarrier, multiple channels can use the same RF frequency band without interference [2, 9, 13, 14] . The modulation is shwon in Fig. 2 . A further benefit of FM-UWB is the receiver does not require a phase-locked loop to function [2, 15] .
The receiver portion for FM-UWB is based on an RF amplifier or filter that introduces a slope in the frequency response. The amplifier or filter converts the FM wireless signal to an amplitudemodulated signal from which the sub-carrier is recovered using an envelope detector such as described and utilised in [16] or [17] . State-of-the-art receivers have power consumptions of 432 and 580 μW with sensitivities of −70 and −80 dBm in [9, 14] , respectively. The simplified process is illustrated in Fig. 1b .
Transmitters have similarly become more efficient, with [14, 18] and this work all providing power consumption below 650 μW.
This work seeks to optimise the RF generation to output chain with the least possible complexity. The chip uses entirely analogue functionality implemented on-chip. Digital calibration could be applied to the bias voltages if desired. The RF oscillator and output power amplifier use separate voltage supplies to reduce the required power by 30%, but increase requirements on the power supply. The power amplifier uses active inductor loading to improve the output flatness when applied to the up-transformed output impedance.
Fig. 1 Data is encoded into the frequency of a sub-carrier
(a) FM-UWB transmitter implemented using a sub-carrier oscillator to modulate an RF oscillator and produce a constant envelope output signal, (b) Block diagram for FM-UWB receiver front end Section 2 of this paper is the circuit design, which outlines in order of the design of the sub-oscillator, RF oscillator, and output power amplifier. The circuit design is followed by the measurement results in Section 3, which includes discussion and comparison with state of the art. Section 4 is the conclusion, then acknowledgements are made in Section 5.
Circuit design

Low-frequency sub-oscillator
The designed and simulated sub-oscillator is shown in Fig. 3 with component values summarised in Table 1 . The design is a basic voltage-controlled (VC) three-stage ring oscillator followed by a comparator and integrating capacitor. The identical capacitors C 1 , C 2 , and C 3 dominate the transistor parasitics and reduce the oscillation frequency to a 0.1-4.0 MHz range. The output triangular wave is tunable across frequency, amplitude, and DC average voltage. V bias adjusts the frequency of oscillation, while control voltage V tune adjusts varactor C tune to control the output amplitude of the triangular wave V tri . The DC level of V tri is decoupled with a DC blocking capacitor C b before connection to the RF oscillator with an external bias voltage. The bit stream is applied directly to the port V bias , which controls the output frequency of the sub-oscillator. Starting from the basic capacitor equation
and rearranging to represent the output of Fig. 3 gives
where ΔV is the voltage swing of V tri on effectively either side of C b , T sub is the period of oscillation for the sub-oscillator, and I out is the output current into the capacitor C scale . The integral is evaluated to
where f sub is the frequency of oscillation for the sub-oscillator and I out, avg is the time average current delivered into the capacitor. As the capacitors C 1 , C 2 , and C 3 are large enough to dominate the transistor parasitics, the oscillation frequency is approximated by
where V osc is the amplitude of oscillation, C 1, 2, 3 is any of the identical capacitors C 1 , C 2 , or C 3 and I branch, avg is the average current from any of the three branches flowing into the respective capacitors. Combining (3) and (4) gives
I branch, avg and I out, avg are controlled by identically sized and biased current source transistors, so they can be expected to change at same rate, leaving the output voltage swing independent of the frequency of oscillation. If the output voltage swing is not dependent on the frequency of oscillation and the capacitor C scale does not need to be re-adjusted as the sub-oscillation frequency changes. The entire sub-oscillator circuit consumes 5-10 μW of power, which is only a few percentage points of the total power consumption and thus extra techniques to reduce the power are not required.
RF oscillator
Using an inductor-capacitor (LC)-tank oscillator is considered for the VC oscillator (VCO). Test VCO simulations consuming 200 μW are set up as an LC tank with variable capacitors (varactors), LC tank with switched capacitors, and a ring VCO with current sources. The results are summarised in Table 2 . For a multi-channel system at 4.0 GHz, 25% tuning range (TR) with continuous tuning is required. To sustain three channels between 3 and 4.5 GHz, (1.5/3.75) = 40% TR is required. The ring VCO is the only architecture that meets these requirements. While the phase noise of the ring VCO is substantially worst, −70 versus −100 dBc/Hz at 1 MHz offset, FM-UWB systems can tolerate up to −60 dBc/Hz [2, 10, 14] . The ring VCO has the added advantage of requiring less than a tenth of the die area by eliminating the need for an inductor. The RF oscillator is also a VC three-stage ring oscillator with some modifications. A different circuit is used to generate the bias voltage of the P-channel metal-oxide-semiconductor (PMOS) transistors as in Fig. 4 . The full oscillator schematic is shown in Fig. 5 with component values in Table 3 . The biasing transistors M 4 and M 5 are added to choke the current of the bias circuit to negligible levels while still providing bias functionality superior to a two transistor circuit, as shwon in Fig. 6 . This reduces simulated oscillator power consumption by 25-40% depending on operating point. To analyse the circuit in Fig. 4b in the sub-threshold regime, consider the case where the Nfet control voltage V inb is a low value. In this case, M 3 can be considered 'ON' and the voltage V outb is equal to V DD . The current through each transistor M 4 , M 5 , and M 6 is approximated by the sub-threshold equation
where V T = nkT /q with 1 < n < 2, k is Boltzmann's constant, T is the temperature in Kelvin, q is the elementary charge, and V fb is the forward-bias voltage (V 1b
The important conclusion is V inb = V DD − V outb , giving a linear negative relationship between the input and output. For the case when the Nfet control voltage V inb is high, a similar analysis is used. The bottom transistor M 6 is 'ON' while The entire RF chain of the transmitter is summarised in the block diagram of Fig. 7 .
The output power is given by
where V out is the amplitude of the output voltage and R out is the output resistance. Applying the gain of the output amplifier V out /V rf = gm PA × R out
where V buf is the amplitude of V buf in Fig. 5 and gm PA is the transconductance of the output amplifier in Fig. 8a . Taking the signal from the oscillator using the gain of the buffer stage of
where V rf is the amplitude of the oscillation signal produced by P osc1 − 3 and N osc1 − 3 and gm PA is the transconductance of the buffer stage P buf and N buf . Considering the amplitude of oscillation V osc is approximately (1/2)V DD osc gives
where V DD is the DC supply voltage to the oscillator, which yields some useful observations. First is that the output power increases with the square of the oscillator supply voltage, while DC power increases linearly, so a higher supply voltage will yield higher efficiency while the transistors operate within a reasonable tolerance. The power increases with higher impedance to the output amplifier, so using only an Nfet load instead of a Pfet is beneficial to take advantage of the higher transconductance/load ratio. The amplifier requires a large current to drive the output load, however, so the signal is still attenuated by 10 dB after the buffer. While (12) suggests that the sizing of the power amplifier transistor could be reduced while keeping the gm PA × Z PA product constant, the Z PA includes parasitics that do not scale with the reduced transistor size. That the output power increases directly with Rout shows the need for a matching network that transforms the 50 Ω load as high as possible. The power supply of the output amplifier does not contribute to a high output power beyond the effect on gm PA , so separate power supplies of 1.4 and 0.7 V are used for the oscillators and amplifier, respectively, while an additional supply voltage is not. The output efficiency can be expressed as
where I osc is the total current of the oscillator and buffer equal to roughly four times the average DC current of any branch, I PA is the average DC current of the power amplifier, and (1/2)V DD is the supply voltage of the power amplifier. Combining (12) and (13) gives
At steady state, the oscillator will operate under the conditions
or
where gm osc and Z osc are the transconductance and impedance of and individual branch of the oscillator. Combining with (14) gives
If gm PA and Z PA are linearly related, then any size of output amplifier would be sufficient. Unfortunately, Z PA has a parasitic component from the layout which increases the minimum sizing of the power amplifier. It can be shown that without layout parasitics considered, extra stages do not contribute to the gain because every linear increase in transconductance and capacitive loading with transistor width simply cancel each other out. With layout parasitics considered, any extra stages add to these parasitics and reduce the gain, motivating as few stages as possible in the RF chain.
The RF oscillator circuit is designed to consumer around 200 μA of power and the simulated phase noise is −70 dBc/Hz at 1 MHz offset when running at 4 GHz. This is well within the −60 dBc/Hz for proper operation recommended in [2, 10, 14, 19] . The total power budget includes 250 μA for the power amplifier and comes to <500 μA.
Power amplifier
The power amplifier for the circuit is shown in Fig. 8a . The power amplifier is meant to buffer the oscillator output to a 50 Ω load. To reduce loading on the buffer, the oscillator voltage V buf is only [20] . The small signal representation of the active inductor loading in Fig. 8b is shown in Fig. 8c . Several parasitics such as C ds , g O , and r O are omitted from the representation. It is shown in [20] how the small signal model can be transformed to the single-ended inductor in Fig. 8d with the parameters
and
The active inductor loading had the advantage of low DC gain with the gain peaking at high frequencies, making the amplifier output insensitive to changes in DC bias while maintaining performance at high frequencies [20] . The low DC gain is important because the output amplifier is biased at M 2 directly from the buffer, which could have fluctuations in DC bias that are not entirely eliminated by the current source of M 3 . Capacitor C s prevents the biasing transistor M 3 from affecting the gain of the amplifier. Inductor L a and capacitor C tune form a passive transformer that increases the 50 Ω load up to 500 Ω, increasing the amplitude of the output voltage. The Amp is designed to deliver the required −14 dBm of power to a 50 Ω load at V out . The amplifier also provides −40 dm of simulated reverse isolation from the output to the RF-VCO. All component values are shown in Table 4 .
Measurement results
The circuit is fabricated in the International Business Machines Corporation 130 nm complementary MOS (CMOS) technology and measured on the loose die as shown in Fig. 9 . The 130 nm technology is chosen as a tradeoff of device frequency range and fabrication cost. The output of the circuit is tunable, as shown in Fig. 10 . The simulated output match values provide the best match across the lower 3.1-3.6 GHz band, while the measured values are wider with superior performance at the top end of the bandwidth. The difference is attributed to increased losses within the inductor compared with the simulated model. The wider matched bandwidth at each tuning voltage suggests the quality factor of the output inductor is less than the simulation value.
An example measured output spectrum centred at 3.75 GHz is shown in Fig. 11 . When transmitting at the 500 MHz channel centred at 3.25 GHz, the power consumption drops to 440 μW, but increases to 640 μW when using the channel centred at 4.25 GHz. The added power comes from the increased current consumption of the RF oscillator when producing higher frequencies, as shown in Fig. 12a .
The measured oscillation frequency and oscillator supply current are shown in Figs. 12 and b, respectively, with the 1.4 V supply voltage varied to 1.3 and 1.5 V. It should be noted that the increase in supply voltage of 1.3-1.5 (15%) leads to an increase in frequency of only 5%, but a supply current increase of 33%, and therefore a power increase of 50%. This shows the frequency of power efficiency does deteriorate for higher supply voltages above a certain threshold, limiting its usefulness if the oscillator and amplifier have the same supply voltage. However, the increased current has the added utility of reducing sensitivity to loading and also transfers directly to an increase in the transmitted output power.
The performance of the FM-UWB transmitter is compared with the state-of-the-art designs in Table 5 . The power is reported as a range to cover the different transmission channels. As high frequencies require the oscillator to consume more power, the channels have increasing power consumption with frequency. While the cited works do not expand on the power required for different channels, Saputra and Long [14] do specify changing DC power with changes in measured output power. Specifically, 720 μW of DC power is required to produce −10.1 dBm of output RF power, with 630 μW of DC power producing −12.8 dBm [14] . The designs are compared using a figure of merit (FOM) calculated in decibels as FOM = 10 log (P out )(BR)(tech)(TR) (P DC )(IC area ) where BR is the bit rate in kbps, tech is the technology device length in nm, TR is the tuning range calculated by total frequency range divided by centre frequency, P DC is the power consumption in μW, integrated circuit area is in mm 2 , and P out is the transmitted output power in mW.
Conclusion
An FM-UWB transmitter is fabricated in a common CMOS 130 nm process. The circuit analysis showed that the total power of the circuit is reduced by using separate power supplies to different sections of the circuit. By reducing the RF chain to the minimum required stages, parasitic capacitance, and power consumption are reduced.
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